

General Information

1

TTL Devices

2

Mechanical Data

3

Contents



General Information

	<i>Title</i>	<i>Page</i>
	NUMERICAL INDEX	1-3
	FUNCTIONAL INDEX	1-7
	GLOSSARY	1-39
	EXPLANATION OF FUNCTION TABLES	1-43
	PARAMETER MEASUREMENT INFORMATION	1-45
	TYPICAL CHARACTERISTICS	1-51

Device Type	Page No.	Device Type	Page No.		
SN5400	SN7400	2-3	SN54S30	SN74S30	2-127
SN54LS00	SN74LS00	2-3	SN54LS31	SN74LS31	2-133
SN54S00	SN74S00	2-3	SN5432	SN7432	2-137
SN5401	SN7401	2-9	SN54LS32	SN74LS32	2-137
SN54LS01	SN74LS01	2-9	SN54S32	SN74S32	2-137
SN5402	SN7402	2-13	SN5433	SN7433	2-143
SN54LS02	SN74LS02	2-13	SN54LS33	SN74LS33	2-143
SN54S02	SN74S02	2-13	SN5437	SN7437	2-147
SN5403	SN7403	2-19	SN54LS37	SN74LS37	2-147
SN54LS03	SN74LS03	2-19	SN54S37	SN74S37	2-147
SN54S03	SN74S03	2-19	SN5438	SN7438	2-153
SN5404	SN7404	2-25	SN54LS38	SN74LS38	2-153
SN54LS04	SN74LS04	2-25	SN54S38	SN74S38	2-153
SN54S04	SN74S04	2-25	SN5439	SN7439	2-159
SN5405	SN7405	2-31	SN5440	SN7440	2-161
SN54LS05	SN74LS05	2-31	SN54LS40	SN74LS40	2-161
SN54S05	SN74S05	2-31	SN54S40	SN74S40	2-161
SN5406	SN7406	2-37	SN5442A	SN7442A	2-167
SN5407	SN7407	2-39	SN54LS42	SN74LS42	2-167
SN5408	SN7408	2-41	SN5445	SN7445	2-173
SN54LS08	SN74LS08	2-41	SN5446A	SN7446A	2-175
SN54S08	SN74S08	2-41	SN5447A	SN7447A	2-175
SN5409	SN7409	2-47	SN54LS47	SN74LS47	2-175
SN54LS09	SN74LS09	2-47	SN5448	SN7448	2-175
SN54S09	SN74S09	2-47	SN54LS48	SN74LS48	2-175
SN5410	SN7410	2-53	SN54LS49	SN74LS49	2-175
SN54LS10	SN74LS10	2-53	SN5450	SN7450	2-189
SN54S10	SN74S10	2-53	SN5451	SN7451	2-193
SN54LS11	SN74LS11	2-59	SN54LS51	SN74LS51	2-193
SN54S11	SN74S11	2-59	SN54S51	SN74S51	2-193
SN5412	SN7412	2-63	SN5453	SN7453	2-199
SN54LS12	SN74LS12	2-63	SN5454	SN7454	2-201
SN5413	SN7413	2-67	SN54LS54	SN74LS54	2-201
SN54LS13	SN74LS13	2-67	SN54LS55	SN74LS55	2-205
SN5414	SN7414	2-77	SN54LS56	SN74LS56	2-207
SN54LS14	SN74LS14	2-77	SN54LS57	SN74LS57	2-207
SN54LS15	SN74LS15	2-87	SN54S64	SN74S64	2-211
SN54S15	SN74S15	2-87	SN54S65	SN74S65	2-211
SN5416	SN7416	2-37	SN54LS68	SN74LS68	2-215
SN5417	SN7417	2-39	SN54LS69	SN74LS69	2-215
	SN74LS19A	2-91	SN5470	SN7470	2-221
SN5420	SN7420	2-95	SN5472	SN7472	2-225
SN54LS20	SN74LS20	2-95	SN5473	SN7473	2-229
SN54S20	SN74S20	2-95	SN54LS73A	SN74LS73A	2-229
SN54LS21	SN74LS21	2-101	SN5474	SN7474	2-235
SN5422	SN7422	2-105	SN54LS74A	SN74LS74A	2-235
SN54LS22	SN74LS22	2-105	SN54S74	SN74S74	2-235
SN54S22	SN74S22	2-105	SN5475	SN7475	2-241
SN5423	SN7423	2-111	SN54LS75	SN74LS75	2-241
	SN74LS24A	2-91	SN5476	SN7476	2-247
SN5425	SN7425	2-111	SN54LS76A	SN74LS76A	2-247
SN5426	SN7426	2-115	SN5477		2-241
SN54LS26	SN74LS26	2-115	SN54LS77		2-241
SN5427	SN7427	2-119	SN54LS78A	SN74LS78A	2-253
SN54LS27	SN74LS27	2-119	SN5483A	SN7483A	2-257
SN5428	SN7528	2-123	SN54LS83A	SN74LS83A	2-257
SN54LS28	SN74LS28	2-123	SN5485	SN7485	2-263
SN5430	SN7430	2-127	SN54LS85	SN74LS85	2-263
SN54LS30	SN74LS30	2-127	SN54S85	SN74S85	2-263

1
General Information



NUMERICAL INDEX

Device Type	Page No.	Device Type	Page No.
SN5486	2-271	SN54143	2-439
SN54LS86A	2-271	SN54145	2-447
SN54S86	2-271	SN54LS145	2-447
SN5490A	2-277	SN54147	2-451
SN54LS90	2-277	SN54LS147	2-451
SN5491A	2-289	SN54148	2-451
SN54LS91	2-289	SN54LS148	2-451
SN5492A	2-277	SN54150	2-457
SN54LS92	2-277	SN54151A	2-457
SN5493A	2-277	SN54LS151	2-457
SN54LS93	2-277	SN54S151	2-457
SN5494	2-293	SN54153	2-465
SN5495A	2-297	SN54LS153	2-465
SN54LS95B	2-297	SN54S153	2-465
SN5496	2-305	SN54154	2-471
SN54LS96	2-305	SN54155	2-475
SN5497	2-311	SN54LS155A	2-475
SN54107	2-319	SN54156	2-475
SN54LS107A	2-319	SN54LS156	2-475
SN54109	2-325	SN54157	2-483
SN54LS109A	2-325	SN54LS157	2-483
SN54111	2-331	SN54S157	2-483
SN54LS112A	2-335	SN54LS158	2-483
SN54S112	2-335	SN54S158	2-483
SN54LS113A	2-343	SN54159	2-489
SN54S113	2-343	SN54160	2-493
SN54LS114A	2-349	SN54LS160A	2-493
SN54S114	2-349	SN54161	2-493
SN54116	2-357	SN54LS161A	2-493
SN54120	2-361	SN54162	2-493
SN54121	2-367	SN54LS162A	2-493
SN54122	2-373	SN54S162	2-493
SN54LS122	2-373	SN54163	2-493
SN54123	2-373	SN54LS163A	2-493
SN54LS123	2-373	SN54S163	2-493
SN54S124	2-383	SN54164	2-515
SN54125	2-387	SN54LS164	2-515
SN54LS125A	2-387	SN54165	2-521
SN54126	2-387	SN54LS165A	2-521
SN54LS126A	2-387	SN54166	2-529
SN54128	2-393	SN54LS166A	2-529
SN54130	2-373	SN54167	2-537
SN54132	2-395	SN54LS169B	2-543
SN54LS132	2-395	SN54S169	2-543
SN54S132	2-395	SN54170	2-555
SN54S133	2-407	SN54LS170	2-555
SN54S134	2-411	SN54LS171	2-565
SN54S135	2-415		2-569
SN54136	2-417	SN54173	2-575
SN54LS136	2-417	SN54LS173A	2-575
SN54LS137	2-421	SN54174	2-581
SN54LS138	2-425	SN54LS174	2-581
SN54S138	2-425	SN54S174	2-581
SN54LS139A	2-431	SN54175	2-581
SN54S139	2-431	SN54LS175	2-581
SN54S140	2-435	SN54S175	2-581

Device Type	Page No.	Device Type	Page No.
SN54176	2-587	SN54LS266	2-757
SN54177	2-587	SN54273	2-759
SN54178	2-593	SN54LS273	2-759
SN54180	2-597	SN54276	2-763
SN54LS181	2-601	SN54278	2-767
SN54S181	2-601	SN54279	2-771
SN54S182	2-611	SN54LS279A	2-771
SN54LS183	2-617	SN54LS280	2-775
SN54190	2-619	SN54S280	2-775
SN54LS190	2-619	SN54283	2-781
SN54191	2-619	SN54LS283	2-781
SN54LS191	2-619	SN54S283	2-781
SN54192	2-633	SN54284	2-787
SN54LS192	2-633	SN54285	2-787
SN54193	2-633	SN54290	2-791
SN54LS193	2-633	SN54LS290	2-791
SN54194	2-645	SN54LS292	2-799
SN54LS194A	2-645	SN54293	2-791
SN54S194	2-645	SN54LS293	2-791
SN54195	2-655	SN54LS294	2-799
SN54LS195A	2-655	SN54LS295B	2-807
SN54S195	2-663	SN54LS297	2-811
SN54196	2-663	SN54298	2-817
SN54LS196	2-663	SN54LS298	2-817
SN54S196	2-663	SN54LS299	2-823
SN54197	2-663	SN54S299	2-823
SN54LS197	2-663	SN54LS320	2-829
SN54S197	2-663	SN54LS321	2-829
SN54198	2-671	SN54LS322A	2-835
SN54199	2-671	SN54ALS323	2-841
SN54221	2-681	SN54LS348	2-845
SN54LS221	2-681	SN54S350	2-849
SN54LS240	2-691	SN54LS352	2-855
SN54S240	2-691	SN54LS353	2-859
SN54LS241	2-691	SN54LS354	2-863
SN54S241	2-691	SN54LS355	2-863
SN54LS242	2-697	SN54LS356	2-863
SN54LS243	2-697	SN54365A	2-873
SN54LS244	2-691	SN54LS365A	2-873
SN54S244	2-691	SN54366A	2-873
SN54LS245	2-701	SN54LS366A	2-873
SN54246	2-705	SN54367A	2-873
SN54247	2-705	SN54LS367A	2-873
SN54LS247	2-705	SN54368A	2-873
SN54LS248	2-705	SN54LS368A	2-873
SN54251	2-715	SN54LS373	2-883
SN54LS251	2-715	SN54S373	2-883
SN54S251	2-715	SN54LS374	2-883
SN54LS253	2-723	SN54S374	2-883
SN54S253	2-723	SN54LS375	2-891
SN54LS257B	2-729	SN54376	2-893
SN54S257	2-729	SN54LS377	2-895
SN54LS258B	2-729	SN54LS378	2-895
SN54S258	2-729	SN54LS379	2-895
SN54259	2-735	SN54LS381A	2-899
SN54LS259B	2-735	SN54S381	2-899
SN54S260	2-739	SN54LS382	2-899
SN54LS261	2-743	SN54LS384	2-907
SN54265	2-751	SN54LS385	2-913
		SN74LS266	2-757
		SN74273	2-759
		SN74LS273	2-759
		SN74276	2-763
		SN74278	2-767
		SN74279	2-771
		SN74LS279A	2-771
		SN74LS280	2-775
		SN74S280	2-775
		SN74283	2-781
		SN74LS283	2-781
		SN74S283	2-781
		SN74284	2-787
		SN74285	2-787
		SN74290	2-791
		SN74LS290	2-791
		SN74LS292	2-799
		SN74293	2-791
		SN74LS293	2-791
		SN74LS294	2-799
		SN74LS295B	2-807
		SN74LS297	2-811
		SN74298	2-817
		SN74LS298	2-817
		SN74LS299	2-823
		SN74S299	2-823
		SN74LS320	2-829
		SN74LS321	2-829
		SN74LS322A	2-835
		SN74ALS323	2-841
		SN74LS348	2-845
		SN74S350	2-849
		SN74LS352	2-855
		SN74LS353	2-859
		SN74LS354	2-863
		SN74LS355	2-863
		SN74LS356	2-863
		SN74365A	2-873
		SN74LS365A	2-873
		SN74366A	2-873
		SN74LS366A	2-873
		SN74367A	2-873
		SN74LS367A	2-873
		SN74368A	2-873
		SN74LS368A	2-873
		SN74LS373	2-883
		SN74S373	2-883
		SN74LS374	2-883
		SN74S374	2-883
		SN74LS375	2-891
		SN74376	2-893
		SN74LS377	2-895
		SN74LS378	2-895
		SN74LS379	2-895
		SN74LS381A	2-899
		SN74S381	2-899
		SN74LS382	2-899
		SN74LS384	2-907
		SN74LS385	2-913

1
General Information

NUMERICAL INDEX

General Information

Device Type		Page No.	Device Type		Page No.
SN54LS386A	SN74LS386A	2-917	SN54LS621	SN74LS621	2-1031
SN54390	SN74390	2-919		SN74LS623	2-1031
SN54LS390	SN74LS390	2-919	SN54LS624	SN74LS624	2-1037
SN54393	SN74393	2-919		SN74LS625	2-1037
SN54LS393	SN74LS393	2-919	SN54LS626	SN74LS626	2-1037
SN54LS395A	SN74LS395A	2-929		SN74LS627	2-1037
SN54LS396	SN74LS396	2-933	SN54LS628	SN74LS628	2-1037
SN54LS399	SN74LS399	2-937	SN54LS629	SN74LS629	2-1037
SN54LS422	SN74LS422	2-941	SN54LS630	SN74LS630	2-1047
SN54LS423	SN74LS423	2-941	SN54LS636	SN74LS636	2-1055
SN54S436	SN74S436	2-947	SN54LS637	SN74LS637	2-1055
SN54LS440	SN74LS440	2-951	SN54LS638	SN74LS638	2-1063
SN54LS441	SN74LS441	2-951	SN54LS639	SN74LS639	2-1063
SN54LS442	SN74LS442	2-951	SN54LS640	SN74LS640	2-1067
SN54LS444	SN74LS444	2-951	SN54LS641	SN74LS641	2-1067
SN54LS445	SN74LS445	2-957	SN54LS642	SN74LS642	2-1067
SN54LS446	SN74LS446	2-959	SN54LS644	SN74LS644	2-1067
SN54LS449	SN74LS449	2-959	SN54LS645	SN74LS645	2-1067
SN54LS465	SN74LS465	2-963	SN54LS646	SN74LS646	2-1075
SN54LS466	SN74LS466	2-963	SN54LS647	SN74LS647	2-1075
SN54LS467	SN74LS467	2-963	SN54LS648	SN74LS648	2-1075
SN54LS468	SN74LS468	2-963	SN54LS649	SN74LS649	2-1075
SN54LS490	SN74LS490	2-967	SN54LS651	SN74LS651	2-1085
SN54LS540	SN74LS540	2-973	SN54LS652	SN74LS652	2-1085
SN54LS541	SN74LS541	2-973	SN54LS653	SN74LS653	2-1085
SN54LS590	SN74LS590	2-977	SN54LS668	SN74LS668	2-1093
SN54LS591	SN74LS591	2-977	SN54LS669	SN74LS669	2-1093
SN54LS592	SN74LS592	2-981	SN54LS670	SN74LS670	2-1103
SN54LS593	SN74LS593	2-981	SN54LS671	SN74LS671	2-1111
SN54LS594	SN74LS594	2-989	SN54LS672	SN74LS672	2-1111
SN54LS595	SN74LS595	2-993	SN54LS673	SN74LS673	2-1117
SN54LS596	SN74LS596	2-993	SN54LS674	SN74LS674	2-1117
SN54LS597	SN74LS597	2-999	SN54LS681	SN74LS681	2-1123
SN54LS598	SN74LS598	2-999	SN54LS682	SN74LS682	2-1129
SN54LS599	SN74LS599	2-989	SN54LS684	SN74LS684	2-1129
	SN74LS600A	2-1007	SN54LS685	SN74LS685	2-1129
	SN74LS601A	2-1007		SN74LS686	2-1129
	SN74LS603A	2-1007	SN54LS687	SN74LS687	2-1129
SN54LS604	SN74LS604	2-1015	SN54LS688	SN74LS688	2-1129
SN54LS606	SN74LS606	2-1015	SN54LS690	SN74LS690	2-1139
SN54LS607	SN74LS607	2-1015	SN54LS691	SN74LS691	2-1139
SN54LS610	SN74LS610	2-1021	SN54LS693	SN74LS693	2-1139
	SN74LS611	2-1021	SN54LS696	SN74LS696	2-1149
SN54LS612	SN74LS612	2-1021	SN54LS697	SN74LS697	2-1149
	SN74LS613	2-1021	SN54LS699	SN74LS699	2-1149
SN54LS620	SN74LS620	2-1031			

Column heading Literature Number provides the latest available technical source for a particular product. TI's technical literature is identified by a seven- or eight-character product source code consisting of four (4) alpha characters, three (3) numeric characters, and a revision letter, if applicable. If the fourth alpha character is an "S", then the document is a stand-alone data sheet, e.g., SDAS106A. The code is printed at the upper right-hand corner on the front cover and the lower left-hand corner on the back cover of a data book, and at the lower left-hand corner on the back page of a data sheet.

List of Applicable Databooks:

- SCAD001A = Advanced CMOS Logic Databook
- SCLD001B = High-Speed CMOS Logic Databook
- SDAD001B = ALS/AS Logic Databook
- SDFD001 = F Logic Databook
- SDL001A = Standard TTL Logic Databook
- SDVD001 = LSI Logic Databook
- SDZD001B = Programmable Logic Databook



FUNCTIONAL INDEX

GATES

POSITIVE-NAND GATES

DESCRIPTION	TYPE	TECHNOLOGY										LITERATURE NUMBER	
		STD TTL	LS	S	ALS	AS	F	HC	AC	ACT			
8-Input	'30	●	●	●								SD/1001A	
					A	●						SD/1001B	
13-Input	'11030											SD/1001A	
												SD/1001B	
12-Input	'134			●								SD/1001A	
Dual 2-Input	'8003				●							SDAD001B	
Dual 4-Input	'13	●	●	●								SDLD001A	
		●	●	●								SD/1001A	
				A	●							SD/1001B	
												SD/1001	
												SD/1001B	
Triple 3-Input	'10	●	●	●								SDLD001A	
					●	●						SDAD001B	
												SD/1001B	
Quad 2-Input	'00											SDAD001B	
		●	●	●	A	●						SD/1001A	
												SD/1001B	
												SD/1001	
												SD/1001A	
												SD/1001A	
												SD/1001B	
Hex 2-Input	'804	●	●	●								SDAD001B	
													SD/1001A
													SD/1001B
													SDAD001B
													SD/1001A
Hex 2-Input	'1804				A	B						SDAD001B	
					A	●						SD/1001B	

- ≡ Denotes available technology.
- ▲ ≡ Denotes planned new.
- A ≡ Denotes "A" suffix available in the technology indicated.
- B ≡ Denotes "B" suffix available in the technology indicated.
- TBA ≡ Denotes information To Be Announced.



General Information

1

POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

DESCRIPTION	TYPE	TECHNOLOGY										LITERATURE NUMBER
		STD TTL	LS	S	ALS	AS	F	HC	AC	ACT		
Dual 4-Input	'22	●		●								SDLD001A
					B							SDAD001B
Triple 3-Input	'12	●	●									SDLD001A
					A							SDAD001B
Quad 2-Input	'01	●	●									SDLD001A
					●							SDAD001B
								●				001B
	'03	●	●	●								001A
					B							001B
								●				001B
'1003				A							SDAD001B	

POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

DESCRIPTION	TYPE	TECHNOLOGY										LITERATURE NUMBER
		STD TTL	LS	S	ALS	AS	F	HC	AC	ACT		
Triple 3-Input	'15		●	●								SDLD001A
					A							SDAD001B
Quad 2-Input	'09	●	●	●								SDLD001A
					●							SDAD001B
								●				SCLD001B
Quad Schmitt	'7001							●				SDFD001
								●				SCLD001B

- = Denotes available technology.
- ▲ = Denotes planned new.
- A = Denotes "A" suffix available in the technology indicated.
- B = Denotes "B" suffix available in the technology indicated.
- TBA = Denotes information *To Be Announced*.

1
General Information

FUNCTIONAL INDEX

POSITIVE-AND GATES

DESCRIPTION	TYPE	TECHNOLOGY										LITERATURE NUMBER
		STD TTL	LS	S	ALS	AS	F	HC	AC	ACT		
Dual 4-Input	'21				A	•						SDAD001B
			•					•				SDAD001A
								•				SCAD001B
												SDAD001
	'11021								•	•	SCAD001A	
Triple 3-Input	'11		•	•								SDL001A
					A	•						SDAD001B
								•				SDL001B
												SDL001
	'1011				A						SDAD001R	
	'11011								•	•	SCAD001A	
Quad 2-Input	'08	•	•	•								SDAD001A
					•	•						SDAD001B
								•				SCLD001B
								•				SDFD001
	'1008				A	A					SDAD001B	
	'11008								•	•	SCAD001A	

POSITIVE-OR GATES

DESCRIPTION	TYPE	TECHNOLOGY										LITERATURE NUMBER
		STD TTL	LS	S	ALS	AS	F	HC	AC	ACT		
Triple 3-Input	'4075							•				SCLD001B
Quad 2-Input	'32	•	•	•								SDL001A
					•	•						SDAD001B
								•				SDL001B
					A	A						SDAD001B
	'11032							•		•	SCAD001A	
Hex 2-Input	'832				A	B						SDAD001B
					A	•			•			SCLD001B
	'1832				A	•					SDAD001B	

- = Denotes available technology.
- ▲ = Denotes planned new.
- A = Denotes "A" suffix available in the technology indicated.
- B = Denotes "B" suffix available in the technology indicated.
- TBA = Denotes information *To Be Announced*.

POSITIVE-NAND GATES

DESCRIPTION	TYPE	TECHNOLOGY									LITERATURE NUMBER	
		STD TTL	LS	S	ALS	AS	F	HC	AC	ACT		
Dual 4-Input with Strobe	'25	●										SDLD001A
Dual 4-Input	'4002							●				SCLD001B
Dual 5-Input	'260			●								SDLD001A
Triple 3-Input	'27	●	●			●	●					SDLD001A
					●	●		●				SDAD001B
							●					SCLD001B
	'11027								●	●		SDFD001B
Quad 2-Input	'02	●	●	●								SDLD001A
					●	●		●				'B
												'B
	'28	●	●						●			0001
	'33	●	●			A						0001A
						A						SDAD001B
	'36								●			SDLD001A
								●				SDAD001B
	'1002				A							SCLD001B
	'7002					A						SDFD001B
'11002						A					SDAD001B	
Hex 2-Input	'805				A	B						SDAD001B
	'1805				A	●						'B

POSITIVE-OR/NOR GATES

DESCRIPTION	TYPE	TECHNOLOGY									LITERATURE NUMBER	
		STD TTL	LS	S	ALS	AS	F	HC	AC	ACT		
8-Input	'4078								A			SCLD001B

- ≡ Denotes available technology.
- ▲ ≡ Denotes planned new
- A ≡ Denotes "A" suffix available in the technology indicated
- B ≡ Denotes "B" suffix available in the technology indicated.
- TBA ≡ Denotes information *To Be Announced*.

1
General Information

EXCLUSIVE-OR/-NOR GATES

DESCRIPTION	TYPE	TECHNOLOGY						LITERATURE NUMBER
		STD TTL	LS	S	ALS	AS	HC	
Quad 2-Input Exclusive-OR Gates with Totem-Pole Outputs	'86	●	A	●	●			SDLD001A
							●	SCLD001B
Quad 2-Input Exclusive-OR Gates with Open-Collector Outputs	'136	●	●		●			SDLD001A
						▲		SDAD001B
Quad 2-Input Exclusive-NOR Gates	'266		●				●	SDLD001A
					●	▲		SCLD001B
	'810						●	SCLD001B
Quad 2-Input Exclusive-NOR Gates with Open-Collector Outputs	'811				●	▲		SDAD001B
							●	SCLD001B
Quad Exclusive-OR/-NOR Gates	'135			●				SDLD001A

AND-NOR GATES

DESCRIPTION	TYPE	TECHNOLOGY							LITERATURE NUMBER
		STD TTL	LS	S	ALS	AS	HC	HCT	
2-Wide 4-Input	'55		●						SDLD001A
4-Wide 4-2-3-2 Input	'64			●					
4-Wide 2-2-3-2 Input	'54	●	●						
Dual 2-Wide 2-Input	'51	●	●	●			●		SCLD001B

AND-NOR GATES WITH OPEN-COLLECTOR OUTPUTS

DESCRIPTION	TYPE	TECHNOLOGY							LITERATURE NUMBER
		STD TTL	LS	S	ALS	AS	HC	HCT	
4-Wide 4-2-3-2-Input	'65			●					SDLD001A

- = Denotes available technology.
- ▲ = Denotes planned new.
- A = Denotes "A" suffix available in the technology indicated.
- B = Denotes "B" suffix available in the technology indicated.
- TBA = Denotes information *To Be Announced*.

EXPANDABLE GATES

DESCRIPTION	TYPE	TECHNOLOGY							LITERATURE NUMBER
		STD TTL	LS	S	ALS	AS	HC	HCT	
Dual 2-Wide AND-OR-Invert	'50	●							SDLD001A
Dual 4-Input Positive-NOR with Strobe	'23	●							

MULTIFUNCTION GATES AND ELEMENTS

DESCRIPTION	TYPE	TECHNOLOGY							LITERATURE NUMBER
		STD TTL	LS	S	ALS	AS	HC	HCT	
Inverter, 3-/4-Input NAND/NOR Combination	'7006						●		SCLD001B
6-Section NAND Invert, NOR	'7008						●		SCLD001B
Quadruple Complimentary Output Logic Element	'265	●							SDLD001A

DELAY ELEMENTS

DESCRIPTION	TYPE	TECHNOLOGY							LITERATURE NUMBER
		STD TTL	LS	S	ALS	AS	HC	HCT	
Inverting and Noninverting Elements 2-Input NAND-Buffer	'31		●						SDLD001A

- = Denotes available technology.
- ▲ = Denotes planned new.
- A = Denotes "A" suffix available in the technology indicated.
- B = Denotes "B" suffix available in the technology indicated.
- TBA = Denotes information *To Be Announced*.

General Information

FUNCTIONAL INDEX

INVERTERS/NONINVERTING BUFFERS

HEX INVERTERS/NONINVERTERS

DESCRIPTION	TYPE	TECHNOLOGY										LITERATURE NUMBER	
		STD TTL	LS	S	ALS	AS	F	HC	AC	ACT	HCU		
Hex Inverters	'04	●	●	●									A
					B	●							IB
								●					B
											●		B
							●						SDFD001
	'11004								●	●			SCAD001A
	'05	●	●	●									SDLD001A
					A				●				SDAD001B
	'06	●											A
	'14	●	●										A
									●				B
	'16	●											SDLD001A
	'19		●										SDLD001A
'1004					●	A						SDAD001B	
'1005					●							SDAD001B	
Hex	'34				●	●						SDAD001B	
Noninverter	'11034								●	●		SCAD001A	

- = Denotes available technology.
- ▲ = Denotes planned new.
- A = Denotes "A" suffix available in the technology indicated.
- B = Denotes "B" suffix available in the technology indicated.
- TBA = Denotes information *To Be Announced*.

1

General Information

DRIVER AND BUS TRANSCEIVERS

HEX DRIVERS

DESCRIPTION	TYPE	TECHNOLOGY							LITERATURE NUMBER
		STD TTL	LS	S	ALS	AS	HC	HCT	
Hex 2-Input Driver	'808				A	B			SDAD001B
	'1808				A		●		SDAD001B SDAD001B
Hex Driver	'07	●							SDLD001A
	'17	●							SDLD001A
	'35				A				SDAD001B
	'35				●	A			SDAD001B
Noninverting Hex Buffers/ Drivers	'35				●				SDAD001B
	'365	A	A						SDAD001B SDAD001B
	'365						●		SDAD001B SDAD001B
	'366	A	A				●		SDLD001A SCLD001B
	'367	A	A				●		SDLD001A SCLD001B
	'368	A	A				●		SDLD001A SCLD001B

DRIVERS WITH OPEN-COLLECTOR OUTPUTS

DESCRIPTION	TYPE	TECHNOLOGY							LITERATURE NUMBER
		STD TTL	LS	S	ALS	AS	HC	HCT	
Noninverting Octal Buffers, Drivers	'757					●			SDAD001B
	'760				▲	●			SDAD001B
Inverting Octal Buffers, Drivers	'756				●	●			SDAD001B
	'763				●	●			SDAD001B
Inverting and Noninverting Octal Buffers, Drivers	'762					●			SDAD001B

- = Denotes available technology.
- ▲ = Denotes planned new.
- A = Denotes "A" suffix available in the technology indicated.
- B = Denotes "B" suffix available in the technology indicated.
- TBA = Denotes information *To Be Announced*.

1
General Information

FUNCTIONAL INDEX

BUS TRANSCEIVERS WITH OPEN-COLLECTOR OUTPUTS

DESCRIPTION	TYPE	TECHNOLOGY							LITERATURE NUMBER
		STD TTL	LS	S	ALS	AS	F	HC	
Noninverting Quad Transceivers	'759					●			SDAD001B
Inverting Quad Transceivers	'758				●	●			SDAD001B
12-mA/24-mA/ 40-mA Sink Transceivers	'615				●				SDAD001B
					A	●			SDAD001B
	'621		●						SDAD001A
							●		SDAD001B
	'639		●		A	●			SDAD001B
12-mA/24-mA/ 48-mA Sink Inverting Output Transceivers	'641		●		A	●			SDAD001B
			●						SDAD001A
	'614				●				SDAD001B
	'622				A	●			SDAD001B
							●		SDAD001B
12-mA/24-mA/ 48-mA Sink, True and Inverting Output Transceivers	'638		●		A	●			SDAD001B
			●						SDLD001A
	'642		●		A	●			SDAD001B
			●						SDLD001A
	'653		●		●				SDAD001B
Registered with Multiplexed 12-mA/24-mA/ 48-mA True Output Transceivers	'644				A	●			SDAD001B
			●						SDLD001A
Registered with Multiplexed 12-mA/24-mA/ 48-mA Inverting Output Transceivers	'647				A	●			SDAD001B
			●						SDLD001A
Registered with Multiplexed 12-mA/24-mA/ 48-mA Inverting Output Transceivers	'654		●						SDLD001A
					●				SDVD001
Registered with Multiplexed 12-mA/24-mA/ 48-mA Inverting Output Transceivers	'649		●						SDLD001A
					●				SDVD001

- = Denotes available technology.
- ▲ = Denotes planned new.
- A = Denotes "A" suffix available in the technology indicated.
- B = Denotes "B" suffix available in the technology indicated.
- TBA = Denotes information *To Be Announced*.

General Information

DRIVERS WITH 3-STATE OUTPUTS

DESCRIPTION	TYPE	TECHNOLOGY											LITERATURE NUMBER		
		STD TTL	LS	S	ALS	AS	F	HC	HCT	AC	ACT	BCT			
Quad Buffers/ Drivers with Independent Output Controls	'125	●	A					●						'A 'B	
	'126	●	A					●						01A 01B	
Noninverting Octal Buffers/ Drivers	'241		●	●		B	●							SDL001A	
								●	●					SDAD001B SCLD001B	
								●					●	SDAD001	
	'11241									●	●			'A	
	'244		●	●		B	●								SDL001A
									●	●					SDAD001B SCLD001B
									●					●	
	'11244									●	●			SCAD001A	
	'465		●											SDL001A	
	'467					A									SDAD001B SDAD001B
				●		A									SDL001A
	'541		●												01A
						●									SDAD001B SCLD001B
'1244					A				●	●			SDAD001B		

- = Denotes available technology.
- ▲ = Denotes planned new.
- A = Denotes "A" suffix available in the technology indicated.
- B = Denotes "B" suffix available in the technology indicated.
- TBA = Denotes information *To Be Announced*.

1
General Information

FUNCTIONAL INDEX

DRIVERS WITH 3-STATE OUTPUTS (continued)

DESCRIPTION	TYPE	TECHNOLOGY											LITERATURE NUMBER	
		STD TTL	LS	S	ALS	AS	F	HC	HCT	AC	ACT	BCT		
Inverting Octal Buffers/Drivers	'231		●	●	●	●								SDAD001B
	'240				A	●								SDLD001A
								●	●					SDAD001B
								●						SDAD001B
													●	SDAD001B
	'11240									●	●		SDAD001A	
	'466		●			A								SDAD001A
						A								SDAD001B
	'468		●											SDAD001B
			●											SDLD001A
		●											SDLD001A	
'540					●								SDAD001B	
							●	●					SDAD001B	
'1240				●									SDAD001B	
Inverting and Noninverting Octal Buffers/Drivers	'230					●							SDAD001B	
Noninverting 10-Bit Buffers/Drivers	'2827											●	SCLS051	
	'29827				●								SDVD001	
Inverting 10-Bit Buffers/Drivers	'2828											●	SCLS051	
	'29828				●								SDVD001	
												●	SCLS052	

- = Denotes available technology.
- ▲ = Denotes planned new.
- A = Denotes "A" suffix available in the technology indicated.
- B = Denotes "B" suffix available in the technology indicated.
- TBA = Denotes information *To Be Announced*.

General Information

BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

DESCRIPTION	TYPE	TECHNOLOGY										LITERATURE NUMBER			
		LS	S	ALS	AS	F	HC	HCT	AC	ACT	BCT				
Noninverting Quad Transceivers	'243	●											SDLI		
				A	●								SDAD001B		
						●		●					SCLD001B		
						●							SDFD001		
Inverting Quad Transceivers	'242	●											SDLD001A		
				B	●								SDAD001B		
							●		●				SCLD001B		
	'1242			●									SDFD001		
Quad Tridirectional Transceivers	'442	●											SDAD001B		
Octal Transceivers	'245	●												SDLD001A	
				A	●									SDAD001B	
							●		●					SCLD001B	
							●							SDFD001	
												▲	TBA		
	'11245								●	●				SCAD001A	
								●	●					SCLD001B	
	'620			A	●										SDAD003
							●								SD
													●	SC	
	'11620									▲	▲			SCAD001A	
								●	●						SCLD001B
	'640			A	●										SDAD001B
		●													SDLD001A
	'11640									▲	●				SCAD001A
							●	●						SCLD001B	
'643			A	●										SDAD001B	
	●													SDLD001A	
'11643									●	●				SCAD001A	
'1245			A											SDAD001A	
												▲		TBA	

- = Denotes available technology.
- ▲ = Denotes planned new.
- A = Denotes "A" suffix available in the technology indicated.
- B = Denotes "B" suffix available in the technology indicated.
- TBA = Denotes information *To Be Announced*.



General Information

FUNCTIONAL INDEX

BUS TRANSCEIVERS WITH 3-STATE OUTPUTS (continued)

DESCRIPTION	TYPE	TECHNOLOGY										LITERATURE NUMBER		
		LS	S	ALS	AS	F	HC	HCT	AC	ACT	BCT			
Octal Bus Transceivers with Registers	'543					●							SDFD001	
	'544					●							SDFD001	
	'646				●	●		●	●				SCLB	
		●											SDA1B	
	'648				●	●		●	●				SDA	
		●											SDA	
	'651				●	●		●	●				SCLD001B	
		●											SDAD001B	
	'652				●	●		●	●				SDLD001A	
		●											SDAD001B	
													SDLD001A	
	'11646									▲	▲		SCAD001A	
	'11648									▲	▲			
	'11651										▲	▲		
	'11652										▲	▲		
8-/9-Bit Bus Transceivers with Parity Checker/Generator	'658						●	●					SCLD001B	
	'659						●	●						
	'664						●	●						
	'665						●	●						
	'29833			●								●	SDAS119A	
	'29834			●								●	SCBS003	
	'29853			●								●	SDAS119A	
	'29854			●								●	SCBS003	
												S118		
												5002		
												SDAS118		
											●	SCBS002		

- = Denotes available technology.
- ▲ = Denotes planned new
- A = Denotes "A" suffix available in the technology indicated
- B = Denotes "B" suffix available in the technology indicated.
- TBA = Denotes information *To Be Announced*.

1
General Information

BUS TRANSCEIVERS WITH 3-STATE OUTPUTS (continued)

DESCRIPTION	TYPE	TECHNOLOGY										LITERATURE NUMBER	
		LS	S	ALS	AS	F	HC	HCT	AC	ACT	BCT		
Noninverting 9-Bit Transceivers	'29863			●								●	SD iA
													SC
Inverting 9-Bit Transceivers	'29864			●								▲	SDAS096A
													TBA
Noninverting 10-Bit Transceivers	'29861			●								●	SDAS097
													SCLS056
Inverting 10-Bit Transceivers	'29862			●								▲	SDAS097
													TBA
12-mA/24-mA/ 48-mA Sink, True Output Transceivers	'623			A	●								SDAD001B
		●											SDLD001A
							●		●				SCLD001B
	'645												0001
													0001B
		●		A	●								1B
	'654				●								A
		●											SDAD001B
'1640				A									SDLD001A
				A									SDAD001B
'1645				A									SDAD001B
										▲	▲		SCAD001A
Universal Transceiver/ Port Controllers	'856				●								
					●								SDAD001B
	'877				●								

- ≡ Denotes available technology.
- ▲ ≡ Denotes planned new.
- A ≡ Denotes "A" suffix available in the technology indicated.
- B ≡ Denotes "B" suffix available in the technology indicated.
- TBA ≡ Denotes information *To Be Announced*.



General Information

FUNCTIONAL INDEX

LINE DRIVERS/BUS TRANSCEIVERS/MOS DRIVERS

DESCRIPTION	TYPE	TECHNOLOGY							LITERATURE NUMBER
		STD TTL	LS	S	ALS	AS	HC	BCT	
Bus Transceivers	'2242				●				SDAD001B
	'2640					●			
	'2645					●			
	'2240				●				
Line Drivers	'2240							▲	TBA
	'2241							▲	
	'2244				▲				
	'2244							▲	SDAD001B
	'2540				●				
'2541				●					

LINE DRIVERS

DESCRIPTION	TYPE	TECHNOLOGY							LITERATURE NUMBER
		STD TTL	LS	S	ALS	AS	HC	HCT	
Octal Buffers AND/Line Drivers with Input Pull up Resistors	'746				●				SDAD001B
	'747				●				
Octal/Line Drivers with 3-State Output	'2540				●				
	'2541				●				

- = Denotes available technology.
- ▲ = Denotes planned new.
- A = Denotes "A" suffix available in the technology indicated.
- B = Denotes "B" suffix available in the technology indicated.
- TBA = Denotes information *To Be Announced*.

General Information

50-OHM/75-OHM LINE DRIVERS

DESCRIPTION	TYPE	TECHNOLOGY							LITERATURE NUMBER
		STD TTL	LS	S	ALS	AS	HC	HCT	
Quad 2-Input Positive-NOR	'128	●							SDLD001A
Dual 4-Input Positive-NAND	'140			●					
Hex 2-Input Positive-NAND	'804				A	B			SDAD001B
	'1804				A	●	●		SCLD001B
Hex 2-Input Positive-NOR	'805				A	B		●	SDAD001B
	'1805				A	●		●	SCLD001B
Hex 2-Input Positive-AND	'808				A	B		●	SDAD001B
	'1808				A	●		●	SCLD001B
Hex 2-Input Positive-OR	'832				A	B		●	SDAD001B
	'1832				A	●		●	SCLD001B

MULTIFUNCTION DRIVERS

DESCRIPTION	TYPE	TECHNOLOGY							LITERATURE NUMBER
		STD TTL	LS	S	ALS	AS	HC	HCT	
Dual Pulse Synchronizers/ Drivers	'120	●							SDLD001A

- ≡ Denotes available technology.
- ▲ ≡ Denotes planned new.
- A ≡ Denotes "A" suffix available in the technology indicated.
- B ≡ Denotes "B" suffix available in the technology indicated.
- TBA ≡ Denotes information *To Be Announced*.

General Information

FUNCTIONAL INDEX

FLIP-FLOPS

DUAL AND SINGLE FLIP-FLOPS

DESCRIPTION	TYPE	TECHNOLOGY										LITERATURE NUMBER
		STD TTL	LS	S	ALS	AS	HC	AC	ACT	F		
Dual J-K Edge-Triggered	'73	●	A				●					SDLD001A
												SCLD001B
	'76	●	A				●					SDLD001A
												SCLD001B
	'78	●	A				●					SDLD001A
												SCLD001B
	'107	●	A				●					SDLD001A
												SCLD001B
	'109	●	A			A	●		●			SDLD001A
												SDAD001B
								●				SCLD001B
										●		SDFD001
	'112		A	A		A						SDLD001A
								●				SCLD001B
										●	SDAD001B	
											SDLD001A	
'113		A	A		A			●			SDAD001B	
								●			SCLD001B	
										●	SDLD001A	
											SDAD001B	
'114		A	A		A			●			SCLD001B	
										●	SDLD001A	
											SDAD001B	
											SCLD001B	
'11109								●	●		SDLD001A	
Single J-K Edge-Triggered	'70	●									SDLD001A	
Dual D-Type	'74	●	A	●		A	●		●			SDLD001A
												SCLD001B
											●	SDLD001A
'11074								●	●		SCLD001B	
Dual D-Type with 2-Input NAND/NOR Gates	'7074							●				
	'7075							●			SCLD001B	
	'7076							●				
Dual 4-Bit D-Type Edge-Triggered	'874				B	●						
	'876				A	●					SDAD001B	
	'878				A	●						
	'879				A	●						

- = Denotes available technology.
- ▲ = Denotes planned new.
- A = Denotes "A" suffix available in the technology indicated.
- B = Denotes "B" suffix available in the technology indicated.
- TBA = Denotes information *To Be Announced*.

QUAD AND HEX FLIP-FLOPS

DESCRIPTION	OUTPUTS	NO. OF FFs	TYPE	TECHNOLOGY							LITERATURE NUMBER		
				STD TTL	LS	S	ALS	AS	HC	F			
D-Type	Q, \bar{Q}	4	'175	●	●	●						SDLD001A	
							●	●				SDAD001B	
									●			SCLD001B	
			'379				●					●	SDFD001
											●		SDLD001A
												●	SCLD001B
	Q	6	'174	●	●	●						SDLD001A	
							●	●				SDAD001B	
										●			SCLD001B
			'378				●					●	SDFD001
											●		SD A
												●	SC B
J-K	Q	4	'276	●									
			'279	●	A								SDLD001A
			'376	●									

- = Denotes available technology.
- ▲ = Denotes planned new.
- A = Denotes "A" suffix available in the technology indicated.
- B = Denotes "B" suffix available in the technology indicated.
- TBA = Denotes information *To Be Announced*.

1
General Information

FUNCTIONAL INDEX

OCTAL, 9-BIT, AND 10-BIT D-TYPE FLIP-FLOPS

DESCRIPTION	NO. OF BITS	OUTPUTS	TYPE	TECHNOLOGY											LITERATURE NUMBER				
				STD	LS	S	ALS	AS	HC	HCT	AC	ACT	BCT	F					
True Data	Octal	3-State	'374	•	•		•	•									SDLD001A		
							•	•									SDAD001B		
									•	•						▲		SCLD001B	
																	•	TBA	
True Data with Clear	Octal	2-State	'273	•	•		•			•							SDLD001A		
							•	•								•	SDAD001B		
									•	•								SCLD001B	
True with Enable	Octal	2-State	'377		•					•							SDFD001		
							•	•										SDAD001B	
									•	•									SDAD001B
Inverting	Octal	3-State	'534				•	•		•	•						SDAD001B		
									•	•								SCLD001B	
											•	•							SDFD001
																			SDAD001B
Inverting with Clear	Octal	3-State	'577				•	•									SDAD001B		
									•	•									SDAD001B
Inverting with Preset	Octal	3-State	'876				•	•									SDAD001B		
									•	•									SDAD001B
True	9-Bit	3-State	'823				•	•									SDAD001B		
									•	•									SDAS126
True	10-Bit	3-State	'821				•	•									SDAD001B		
									•	•									SDAS131
Inverting	10-Bit	3-State	'822				•	•									SDAD001B		

- = Denotes available technology.
- ▲ = Denotes planned new
- A = Denotes "A" suffix available in the technology indicated
- B = Denotes "B" suffix available in the technology indicated.
- TBA = Denotes information *To Be Announced*.

LATCHES AND MULTIVIBRATORS

QUAD LATCHES WITH 2-STATE OUTPUTS

DESCRIPTION	TYPE	TECHNOLOGY							LITERATURE NUMBER
		STD TTL	LS	S	ALS	AS	HC	HCT	
Bistable	'75	●	●						SDI A SC B
	'375		●				●		SDL001A SCLD001B
S-R	'279	●	A						SDL001A

MONOSTABLE MULTIVIBRATORS

DESCRIPTION	TYPE	TECHNOLOGY							LITERATURE NUMBER
		STD TTL	LS	S	ALS	AS	HC	HCT	
Single	'121	●							SDL001A
	'122	●	●						
	'123	●	●						
Dual	'221	●	●						
	'423		●						

D-TYPE OCTAL, 9-BIT, AND 10-BIT READ-BACK LATCHES

DESCRIPTION	NO. OF BITS	TYPE	TECHNOLOGY							LITERATURE NUMBER
			STD TTL	LS	S	ALS	AS	HC	HCT	
Edge-Triggered Inverting and Noninverting	Octal	'996				●				SDAD001B
Transparent True	Octal	'990				●				
	9-Bit					●				
	10-Bit					●				
Transparent Noninverting	Octal	'991				●				
	9-Bit	'993				●				
	10-Bit	'995				●				
Transparent with Clear and True Outputs	Octal	'666				●				
Transparent with Clear and Inverting Outputs	Octal	'667				●				

- = Denotes available technology.
- ▲ = Denotes planned new.
- A = Denotes "A" suffix available in the technology indicated.
- B = Denotes "B" suffix available in the technology indicated.
- TBA = Denotes information To Be Announced.

1
General Information

OCTAL, 9-BIT, AND 10-BIT LATCHES

1
General Information

DESCRIPTION	NO. OF BITS	OUTPUTS	TYPE	TECHNOLOGY											LITERATURE NUMBER					
				STD TTL	LS	S	ALS	AS	HC	HCT	AC	ACT	BCT	F						
Transparent	Octal	3-State	'373		●	●		●	●		●	●						SDLD001A		
																			SDAD001B	
																				SCLD001B
																	▲			TBA
																		●		SDFD001
Dual 4-Bit Transparent	Octal	2-State 3-State	'116 '873	●														SDLD001A		
																			SDAD001B	
																				SCLD001B
Inverting Transparent	Octal	3-State	'533 '11533 '563 '580															SDAD001B		
																			SDAD001B	
																				SCLD001B
																	▲			TBA
																		●		SDFD001
Dual 4-Bit Inverting Transparent	Octal	3-State	'880															SDAD001B		
																			SCAD001A	
																				SCLD001B
2-Input Multiplexed	Octal	3-State OC	'604 '607		●													SDLD001A		
																				SCLD001B
Addressable	Octal	2-State	'259 '4724	●	B													SDLD001A		
																				1B
True	10-Bit	3-State	'841 '1841															SDAD001B		
																				SDAS130
True	9-Bit	3-State	'843 '1843															SDAD001B		
																				SDAS127
True	Octal	3-State	'845 '842 '844																	
Inverting	Octal	3-State	'846 '844 '844																	

- = Denotes available technology.
- ▲ = Denotes planned new.
- A = Denotes "A" suffix available in the technology indicated.
- B = Denotes "B" suffix available in the technology indicated.
- TBA = Denotes information *To Be Announced*

REGISTERS

SHIFT REGISTERS

DESCRIPTION	NO. OF BITS	MODES				TYPE	TECHNOLOGY							LITERATURE NUMBER	
		S-	S	L	H		STD TTL	LS	S	ALS	AS	HC	F		
Sign-Protected		X		X	X	'322		A							SDLD001A
Parallel-In Parallel-Out Bidirectional	4	X	X	X	X	'194	●	A	●						SDLD001A
		X	X	X	X	'198	●							SDLD001A	
	8	X	X	X	X	'299		●		●					SDLD001A
		X	X	X	X	'323				●					SDLD001A
		X	X	X	X	'323				●					SDLD001A
		X	X	X	X	'323				●					SDLD001A
		X	X	X	X	'323				●					SDLD001A
		X	X	X	X	'323				●					SDLD001A
Parallel-In Parallel-Out	4	X		X		'95	A	B						SDLD001A	
		X		X		'195	●	●	●					SDLD001A	
	X		X		'295		B						SDLD001A		
	X		X		'395		A						SDLD001A		
	5	X		X		'96	●	●						SDLD001A	
	8	X		X	X	'199	●	●						SDLD001A	
Serial-In Parallel-Out	8	X				'164	●	●						SDLD001A	
		X				'164	●	●						SDLD001A	
Parallel-In Serial-Out	8	X		X	X	'165	●	A						SDLD001A	
		X		X	X	'166	●	A						SDLD001A	
	16	X		X	X	'674		●						SDLD001A	
Serial In Serial-Out	8	X				'91		●						SDLD001A	

NOTE: Modes; S- = S-R, S = S-L, L = Load, H = Hold

- = Denotes available technology.
- ▲ = Denotes planned new.
- A = Denotes "A" suffix available in the technology indicated.
- B = Denotes "B" suffix available in the technology indicated.
- TBA = Denotes information *To Be Announced*

1
General Information

FUNCTIONAL INDEX

SHIFT REGISTERS WITH LATCHES

DESCRIPTION	NO. OF BITS	OUTPUT	TYPE	TECHNOLOGY						LITERATURE NUMBER
				STD TTL	LS	S	ALS	AS	HC	
Parallel-In, Parallel-Out with Output Latches	4	3-State	'671		●					SDLD001A
			'672		●					
Serial-In Parallel-Out with Output Latches	8	Buffered	'594		●					SDLD001A
		3-State	'595		●					'B SCLD001B
		OC	'599		●					
	16	2-State	'673		●					
Parallel-In, Serial-Out with Input Latches	8	2-State	'597		●					SDLD001A
Parallel I/O Ports with Input Latches Multiplexed Serial Inputs	8	3-State	'598		●					

SIGN-PROTECTED REGISTERS

DESCRIPTION	NO. OF BITS	MODES				TYPE	TECHNOLOGY						LITERATURE NUMBER	
		S-	S	L	H		STD TTL	LS	S	ALS	AS	HC		
Sign-Protected Registers	8	X		X	X	'322		A						SDLD001A

REGISTER FILES

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY						LITERATURE NUMBER
			STD TTL	LS	S	ALS	AS	HC	
Dual 16 Words X 4 Bits	3-State	'870				▲	●		SDAD001B
		'871				▲	●		
4 Words X 4 Bits	OC	'170	●	●				SDLD001A	
	3-State	'670		●					
8 Words X 2 Bits	3-State	'172	●						
64 Words X 40 Bits	3-State	'8834					▲	TBA	

- = Denotes available technology.
- ▲ = Denotes planned new.
- A = Denotes "A" suffix available in the technology indicated.
- B = Denotes "B" suffix available in the technology indicated.
- TBA = Denotes information *To Be Announced*.

1

General Information

OTHER REGISTERS

DESCRIPTION	TYPE	TECHNOLOGY							LITERATURE NUMBER
		STD TTL	LS	S	ALS	AS	HC	BCT	
Quadruple Multiplexers with Storage	'298	●	●						SDLD001A
						●			SDAD001B
8-Bit Universal Shift Registers	'299		●					●	SCLD001B
					●	●			SDAD001B
Quadruple Bus Buffer Register	'173	●	A					●	SDLD001A
									SCLD001B
Data Selector/Multiplexer/ Register	'356		●						SDLD001A
							●		SCLD001B
Dual-Rank 8-Bit Shift Register	'963				▲				SDVD001
	'964				▲				
8-Bit Diagnostic/Pipeline Register	'819				●				SDAS105
	'29818				●			▲	

- = Denotes available technology.
- ▲ = Denotes planned new.
- A = Denotes "A" suffix available in the technology indicated.
- B = Denotes "B" suffix available in the technology indicated.
- TBA = Denotes information *To Be Announced*.

1
General Information

FUNCTIONAL INDEX

COUNTERS

SYNCHRONOUS COUNTERS – POSITIVE-EDGE TRIGGERED

DESCRIPTION	PARALLEL LOAD	TYPE	TECHNOLOGY							LITERATURE NUMBER						
			STD TTL	LS	S	ALS	AS	HC	F							
Decade	Sync	'160	●	A							SDL	A				
						B	●				SDA	B				
									●				B			
				●	A	●							●			
							B	●					●			
									●							
		'162										SDLD001A				
							B	●				SDAD001B				
									●			SCLD001B				
										●		SDFD001				
		'560					A					SDAD001B				
		'692		●								SDLD001A				
Decade Up/Down	Sync	'168					B	●				SDAD001B				
											●		SDFD001			
	Async	'190	●	●									SDLD001A			
						●							SDAD001B			
										●				SCLD001B		
			●	●										SDLD001A		
	Sync	'192					●						SDAD001B			
										●				SCLD001B		
	Async	'568					A						SDAD001B			
											●			SDFD001		
	Sync	'696		●						▲			SDLD001A			
4-Bit Binary	Sync	'161	●	A									SDLD001A			
						B	●							SD	B	
										●					SC	B
													●		SDI	
		'163	●	A											SDI	A
								B	●							SDAD001B
											●					SCLD001B
													●		SDI	
		'561					A								SD-	1B
		...		●											SDLD001A	
				●											SDLD001A	
				●											SDLD001A	
'8161					●								SDAS116			
'8163					●								SDAS104			

- ≡ Denotes available technology.
- ▲ ≡ Denotes planned new.
- A ≡ Denotes "A" suffix available in the technology indicated.
- B ≡ Denotes "B" suffix available in the technology indicated.
- TBA ≡ Denotes information *To Be Announced*.

SYNCHRONOUS COUNTERS – POSITIVE-EDGE TRIGGERED (continued)

DESCRIPTION	PARALLEL LOAD	TYPE	TECHNOLOGY							LITERATURE NUMBER	
			STD TTL	LS	S	ALS	AS	HC	F		
4-Bit Binary Up/Down	Async	'191	●	●			●				SDI 1A
								●			SDA0001B
		'193	●	●			●				SCLD001B
									●		SDA001A
	Sync	'169		B	●		B	●			SDLD001A
										●	SDAS001B
		'569					A				SDA001B
										●	SDFD001
		'697		●							SDLD001A
		'699		●							
'8169					●				SDAS117		
8-Bit Up/Down	Async CLR	'867				●	●				
	Sync CLR	'869				●	●			SDVD001	
Divide-By-10 Johnson Counter		'4017						●		SCLD001B	
Divide-By-8 Johnson Counter		'7022						●			

- ≡ Denotes available technology.
- ▲ ≡ Denotes planned new
- A ≡ Denotes "A" suffix available in the technology indicated.
- B ≡ Denotes "B" suffix available in the technology indicated.
- TBA ≡ Denotes information *To Be Announced*.



General Information

FUNCTIONAL INDEX

ASYNCHRONOUS COUNTERS (RIPPLE CLOCK) – NEGATIVE-EDGE TRIGGERED

DESCRIPTION	PARALLEL LOAD	TYPE	TECHNOLOGY						LITERATURE NUMBER
			STD TTL	LS	S	ALS	AS	HC	
Decade	Set-to-9	'90	A	●					SCLD001A
	Yes	'176	●						
	Yes	'196	●	●	●				
	Set-to-9	'196	A	●					
4-Bit Binary	None	'33	A	A					
	Yes	'177	●						
	Yes	'197	●	●	●				
Divide-By-12 Dual Decade	None	'32	●	●					
		'390	●	●				SCLD001A	
	Set-to-9	'490					●	SCLD001B	
Dual 4-Bit Binary	None	'393	●	●				●	
		'393	●	●				●	SCLD001B
7-Bit Binary		'4024						●	SCLD001B
12-Bit Binary		'4040						●	
		'4020						●	
14-Bit Binary		'4060						●	
		'4061						●	

- = Denotes available technology.
- ▲ = Denotes planned new.
- A = Denotes "A" suffix available in the technology indicated.
- B = Denotes "B" suffix available in the technology indicated.
- TBA = Denotes information *To Be Announced*.

General Information

8-BIT BINARY COUNTERS WITH REGISTERS

DESCRIPTION	PARALLEL LOAD	TYPE	TECHNOLOGY						LITERATURE NUMBER
			STD TTL	LS	S	ALS	AS	HC	
Parallel Register Outputs	3-State	'590		●					SDLD001A
								●	SCLD001B
Parallel Register Inputs	2-State	'592		●				SDLD001A	
Parallel I/O	3-State	'593		●					

FREQUENCY DIVIDERS, RATE MULTIPLIERS

DESCRIPTION	TYPE	TECHNOLOGY							LITERATURE NUMBER
		STD TTL	LS	S	ALS	AS	HC	HCT	
60-Bit Binary Rate Multiplier	'97	●							SDLD001A
Decade Rate Multiplier	'167	●							
Programmable Frequency Dividers/Digital Timers	'282					●			SDAD001B
	'284		●						SDLD001A

- ≡ Denotes available technology.
- ▲ ≡ Denotes planned new.
- A ≡ Denotes "A" suffix available in the technology indicated.
- B ≡ Denotes "B" suffix available in the technology indicated.
- TBA ≡ Denotes information *To Be Announced*.

1

General Information

FUNCTIONAL INDEX

PROGRAMMABLE LOGIC ARRAYS

STANDARD HIGH-SPEED PAL[®] CIRCUITS (ALS)

TYPE	INPUTS	OUTPUTS		NO. OF PINS	PACKAGES	LITERATURE NUMBER
		NO.	TYPE			
PAL16L8A	16	8	Active Low	20	FK, FN, J, N	SDZD001B
PAL16R4A		4	Registered			
PAL16R6A		6				
PAL16R8A		8				
PAL16R8A-2		8	Active Low			
PAL16R4A-2		4	Registered			
PAL16R6A-2		6				
PAL16R8A-2		8				
PAL16L8A	20	8	Active Low	24	FK, FN, JT, NT	
PAL16R4A		4	Registered			
PAL16R6A		6				
PAL16R8A		8				
PAL16R8A-2		8	Active Low			
PAL16R4A-2		4	Registered			
PAL16R6A-2		6				
PAL16R8A-2		8				

HIGH PERFORMANCE PAL[®] CIRCUITS (ALS)

TYPE	INPUTS	OUTPUTS		NO. OF PINS	PACKAGES	LITERATURE NUMBER
		NO.	TYPE			
AL16L8-10	16	8	Active High	20	FK, FN, J, N	SDZD001B
AL16R4-10		4	Register			
TIBPAL16R6-10		6				
TIBPAL16R8-10		8				
TIBPAL16L8-12		8	Active High			
TIBPAL16R4-12		4	Register			
TIBPAL16R6-12		6				
TIBPAL16R8-12		8				
TIBPAL16H8-15		8	Active High			
TIBPAL16HD8-15			Active Low			
TIBPAL16L8-15			Active Low			
TIBPAL16R4-15		4	Registered			
TIBPAL16R6-15		6				
TIBPAL16R8-15		8				
TIBPAL16HD8-25		8	Active High			
TIBPAL16L8-25		8	Active Low			
AL16LD8-25						TBA

- = Denotes available technology
- ▲ = Denotes planned new.
- A = Denotes "A" suffix available in the technology indicated
- B = Denotes "B" suffix available in the technology indicated
- TBA = Denotes information *To Be Announced*

PAL is a registered trademark of Monolithic Memories Inc.

HIGH PERFORMANCE PAL² CIRCUITS (ALS) (continued)

TYPE	INPUTS	OUTPUTS		NO. OF PINS	PACKAGES	LITERATURE NUMBER	
		NO.	TYPE				
TIBPAL16R4-25	16	4	Registered	20	FK, FN, J, N	SDZD001B	
TIBPAL16R6-25		6					
TIBPAL16R8-25		8					
TIBPAL16L8-30		8	Active Low				
TIBPAL16R4-30		4					
TIBPAL16R6-30		6					
TIBPAL16R8-30	8	Registered					
TIBPAL20L8-15	20		8	Active Low	24	FK, FN, JT, NT	SDZD001B
TIBPAL16L8-15			4				
TIBPAL16L6-15		6	Registered				
TIBPAL16L8-15		8					
TIBPAL20L8-25		8		Active Low			
TIBPAL20R4-25		4					
TIBPAL16L8-25		6	Registered				
TIBPAL16L6-25		8					
TIBPAL16L8-25		8		Active Low			
TIBPAL16L0-20		10					
TIBPAL16L8-20		4	Registered				
TIBPAL16L6-20		8					
TIBPAL16L8-20		10					
TIBPAL16L0-30		10	Active Low				
TIBPAL16L8-30	4						
TIBPAL16L6-30	8	Registered					
TIBPAL16L8-30	10						
TIBPALR19L8	19	8	Active Low	24	FK, FN, JT, NT	SDZD001B	
TIBPALR19R4		4					
TIBPALR19R6		6	Registered				
TIBPALR19R8		8					
TIBPALT19L8		8					Active Low
• ALT19R4		4					
• ALT19R6		6	Registered				
TIBPALT19R8		8					

1
General Information

HIGH PERFORMANCE CMOS PAL² CIRCUITS

TYPE	INPUTS	OUTPUTS		NO. OF PINS	PACKAGES	LITERATURE NUMBER
		NO.	TYPE			
• AL16L8-55	16	8	Active High	20	JL, N	TBA
• AL16R4-55		4				
TICPAL16R6-55		6	Register			
TICPAL16R8-55		8				

- = Denotes available technology.
- ▲ = Denotes planned new
- A = Denotes "A" suffix available in the technology indicated.
- B = Denotes "B" suffix available in the technology indicated.
- TBA = Denotes information *To Be Announced*.

PAL is a registered trademark of Monolithic Memories Inc



FUNCTIONAL INDEX

HIGH PERFORMANCE IMPACT PROGRAMMABLE ARRAY LOGIC

TYPE	INPUTS	OUTPUTS		NO. OF PINS	PACKAGES	LITERATURE NUMBER
		NO	TYPE			
TIBPAL22V10	12 Inputs or 11 Inputs with CLK	10	I/O	24	NT, FN	SDPS015
AL22V10A						SDPS106
AL22V10A						

FIELD PROGRAMMABLE LOGIC ARRAY (ALS)

TYPE	INPUTS	OUTPUTS		NO. OF PINS	ARRAY	PACKAGES	LITERATURE NUMBER
		NO.	TYPE				
TIFPLA839	14	6	3-State	24	14 × 32 × 6	FK, FN, N, NT	SDZD001A
TIFPLA840			OC				
TIB82S167B			3-State				
67A	16	8	3-State	28	14 × 48 × 6	FK, FN, JD, N	
2S105B			3-State				
05A			3-State				

BIPOLAR MEMORY

FIRST-IN FIRST-OUT MEMORIES (FIFOs)

DESCRIPTION	TYPE OF	TYPE	TECHNOLOGY							PACKAGES	LITERATURE NUMBER
			STD TTL	ALS	AS	LS	S	HC	HCT		
16 Words × 4 Bits	3-State	..				●				J, N	SDVD001
	3-State	..				●				J, N	
	3-State	---		A						D, N, FK, FN	
	OC	.				●				J, N	
	OC	.				●				J, N	
16 Words × 5 Bits	3-State	.					●			J, N	SDAS106
	3-State	'229		A						DW, FK, FN	
	3-State	'234		●						DW, J, FK, FN	
64 Words × 4 Bits	3-State	---		A						DW, FK, FN, J, N	SDVD001
	3-State	.		●						DW, J, FK, FN	SDAS107
64 Words × 5 Bits	3-State	'235		●						DW, FN, FK, N	SDAS108

- = Denotes available technology.
- ▲ = Denotes planned new.
- A = Denotes "A" suffix available in the technology indicated
- B = Denotes "B" suffix available in the technology indicated.
- TBA = Denotes information *To Be Announced*.

INTRODUCTION

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

OPERATING CONDITIONS AND CHARACTERISTICS (IN SEQUENCE BY LETTER SYMBOLS)

- f_{max}** **Maximum clock frequency**
The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification.
- I_{CC}** **Supply current**
The current into* the V_{CC} supply terminal of an integrated circuit.
- I_{CCH}** **Supply current, outputs high**
The current into* the V_{CC} supply terminal of an integrated circuit when all (or a specified number) of the outputs are at the high level.
- I_{CCL}** **Supply current, outputs low**
The current into* the V_{CC} supply terminal of an integrated circuit when all (or a specified number) of the outputs are at the low level.
- I_{IH}** **High-level input current**
The current into* an input when a high-level voltage is applied to that input.
- I_{IL}** **Low-level input current**
The current into* an input when a low-level voltage is applied to that input.
- I_{OH}** **High-level output current**
The current into* an output with input conditions applied that, according to the product specification, will establish a high level at the output.
- I_{OL}** **Low-level output current**
The current into* an output with input conditions applied that, according to the product specification, will establish a low level at the output.
- I_{OS}** **Short-circuit output current**
The current into* an output when that output is short-circuited to ground (or other specified potential) with input conditions applied to establish the output logic level farthest from ground potential (or other specified potential).
- I_{OZ}** **Off-state (high-impedance-state) output current (of a three-state output)**
The current flowing into* an output having three-state capability with input conditions established that, according to the production specification, will establish the high-impedance state at the output.
- t_a** **Access time**
The time interval between the application of a specified input pulse and the availability of valid signals at an output.

*Current out of a terminal is given as a negative value

GLOSSARY SYMBOLS, TERMS, AND DEFINITIONS

1




General Information

t_{dis}	Disable time (of a three-state output) The time interval between the specified reference points on the input and output voltage waveforms, with the three-state output changing from either of the defined active levels (high or low) to a high-impedance (off) state. ($t_{dis} = t_{PHZ} \text{ or } t_{PLZ}$).
t_{en}	Enable time (of a three-state output) The time interval between the specified reference points on the input and output voltage waveforms, with the three-state output changing from a high-impedance (off) state to either of the defined active levels (high or low). ($t_{en} = t_{PZH} \text{ or } t_{PZL}$).
t_f	Fall time The time interval between two reference points (90% and 10% unless otherwise specified) on a waveform that is changing from the defined high level to the defined low level.
t_h	Hold time The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal. NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed. 2. The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is guaranteed.
t_{pd}	Propagation delay time The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level. ($t_{pd} = t_{PHL} \text{ or } t_{PLH}$).
t_{PHL}	Propagation delay time, high-to-low level output The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level.
t_{PHZ}	Disable time (of a three-state output) from high level The time interval between the specified reference points on the input and the output voltage waveforms with the three-state output changing from the defined high level to a high-impedance (off) state.
t_{PLH}	Propagation delay time, low-to-high-level output The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level.
t_{PLZ}	Disable time (of a three-state output) from low level The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined low level to a high-impedance (off) state.
t_{PZH}	Enable time (of a three-state output) to high level The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined high level.
t_{PZL}	Enable time (of a three-state output) to low level The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined low level.



t_r	Rise time The time interval between two reference points (10% and 90% unless otherwise specified) on a waveform that is changing from the defined low level to the defined high level.
t_{su}	Setup time The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal. NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed. 2. The setup time may have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.
t_t	Transition time (general) The time interval between two reference points (10% and 90% unless otherwise specified) on a waveform that is changing from the defined low level to the defined high level (rise time) or from the defined high level to the defined low level (fall time).
t_w	Pulse duration (width) The time interval between specified reference points on the leading and trailing edges of the pulse waveform.
V_{IH}	High-level input voltage An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables. NOTE: A minimum is specified that is the least-positive value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.
V_{IL}	Low-level input voltage An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables. NOTE: A maximum is specified that is the most-positive value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.
V_{OH}	High-level output voltage The voltage at an output terminal with input conditions applied that, according to the product specification, will establish a high level at the output.
V_{OL}	Low-level output voltage The voltage at an output terminal with input conditions applied that, according to the product specification, will establish a low level at the output.
V_{T+}	Positive-going threshold level The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, V_{T-} .
V_{T-}	Negative-going threshold level The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, V_{T+} .



The following symbols are used in function tables on TI data sheets:

- H = high level (steady state)
- L = low level (steady state)
- ↑ = transition from low to high level
- ↓ = transition from high to low level
- = value/level or resulting value/level is routed to indicated destination
-  = value/level is re-entered
- X = irrelevant (any input, including transitions)
- Z = off (high-impedance) state of a 3-state-output
- a . . h = the level of steady-state inputs at inputs A through H respectively
- Q_0 = level of Q before the indicated steady-state input conditions were established
- \bar{Q}_0 = complement of Q_0 or level of \bar{Q} before the indicated steady-state input conditions were established
- Q_n = level of Q before the most recent active transition indicated by ↓ or ↑
-  = one high-level pulse
-  = one low-level pulse
- TOGGLE = each output changes to the complement of its previous level on each active transition indicated by ↓ or ↑

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains H, L, and/or X together with ↑ and/or ↓, this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L, Q_0 , or \bar{Q}_0), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse,  or , the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)

EXPLANATION OF FUNCTION TABLES

Among the most complex function tables in this book are those of the shift registers. These embody most of the symbols used in any of the function tables, plus more. Below is the function table of a 4-bit bidirectional universal shift register, e.g., type SN74194.

FUNCTION TABLE

CLEAR	MODE		CLOCK	INPUTS				OUTPUTS					
	S1	S0		SERIAL		PARALLEL				QA	QB	QC	QD
				LEFT	RIGHT	A	B	C	D				
L	X	X	X	X	X	X	X	X	L	L	L	L	
H	X	X	L	X	X	X	X	X	QA0	QB0	QC0	QD0	
H	H	H	↑	X	X	a	b	c	d	a	b	c	d
H	L	H	↑	X	H	X	X	X	X	H	QAn	QBn	QCn
H	L	H	↑	X	L	X	X	X	X	L	QAn	QBn	QCn
H	H	L	↑	H	X	X	X	X	X	QBn	QCn	QDn	H
H	H	L	↑	L	X	X	X	X	X	QBn	QCn	QDn	L
H	L	L	X	X	X	X	X	X	QA0	QB0	QC0	QD0	

The first line of the table represents a synchronous clearing of the register and says that if clear is low, all four outputs will be reset low regardless of the other inputs. In the following lines, clear is inactive (high) and so has no effect.

The second line shows that so long as the clock input remains low (while clear is high), no other input has any effect and the outputs maintain the levels they assumed before the steady-state combination of clear high and clock low was established. Since on other lines of the table only the rising transition of the clock is shown to be active, the second line implicitly shows that no further change in the outputs will occur while the clock remains high or on the high-to-low transition of the clock.


The third line of the table represents synchronous parallel loading of the register and says that if S1 and S0 are both high then, without regard to the serial input, the data entered at A will be at output QA, data entered at B will be at QB, and so forth, following a low-to-high clock transition.

The fourth and fifth lines represent the loading of high- and low-level data, respectively, from the shift-right serial input and the shifting of previously entered data one bit; data previously at QA is now at QB, the previous levels of QB and QC are now at QC and QD respectively, and the data previously at QD is no longer in the register. The entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is low and S0 is high and the levels at inputs A through D have no effect.

The sixth and seventh lines represent the loading of high- and low-level data, respectively, from the shift-left serial input and the shifting of previously entered data one bit; data previously at QB is now at QA, the previous levels of QC and QD are now at QB and QC, respectively, and the data previously at QA is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is high and S0 is low and the levels at inputs A through D have no effect.

The last line shows that as long as both mode inputs are low, no other input has any effect and, as in the second line, the outputs maintain the levels they assumed before the steady-state combination of clear high and both mode inputs low was established.

SERIES 54/74, 54LS/74LS, 54S/74S




NOTE: For functions having three-state outputs, input conditions are maintained which will cause the outputs to be enabled (low-impedance).

FIGURE 1. V_{IH} , V_{IL} , V_{OH} , I_{OH}

TEST TABLE

FUNCTION	INPUT CONDITIONS
NAND	Input under test at V_{IL} max, all others at 4.5 V
AND	All inputs at V_{IH} min
NOR	All inputs at V_{IL} max
OR	Input under test at V_{IH} min, all others at GND
AND-OR	Inputs under test (a set including one input of each AND gate) at V_{IL} max, all others at 4.5 V
INVERT	All inputs of AND gate under test at V_{IH} min, all others at GND




NOTE: For functions having three-state outputs, input conditions are maintained which will cause the outputs to be enabled (low-impedance).

FIGURE 2. V_{IH} , V_{IL} , V_{OL}


TEST TABLE

FUNCTION	INPUT CONDITIONS
NAND	All inputs at V_{IH} min
AND	Input under test at V_{IL} max, all others at 4.5 V
NOR	Input under test at V_{IH} min, others at GND
OR	All inputs at V_{IL} max
AND-OR	All inputs of AND gate under test at V_{IH} min, all others at GND
INVERT	Inputs under test (a set including one input of each AND gate) at V_{IH} min, all others at 4.5 V



NOTE: Each input is tested separately.

FIGURE 3. V_I



NOTES: A. Each input is tested separately.


B. When testing AND-OR-INVERT or AND-OR gates, each AND gate is tested separately with inputs of AND gates not under test open when testing I_i and grounded when testing I_{iH}

FIGURE 4. I_i , I_{iH}




PARAMETER MEASUREMENT INFORMATION

SERIES 54/74, 54LS/74LS, 54S/74S



NOTES. A. Each input is tested separately.
 B. When testing AND-OR-INVERT or AND-OR gates, each AND gate is tested separately with input of AND gates not under test open

FIGURE 5. I_{IL}




TEST TABLE

FUNCTION	INPUT CONDITIONS
NAND	All inputs at GND
AND	All inputs at 4.5 V
NOR	All inputs at GND
OR	All inputs at 4.5 V
AND-OR-INVERT	All inputs at 4.5 V
AND-OR	All inputs at 4.5 V

NOTE: For functions having three-state outputs, input conditions are maintained which will cause the outputs to be enabled (low-impedance).

FIGURE 6. I_{OS}, I_O



TEST TABLE

FUNCTION	INPUT CONDITIONS FOR I_{CCH}	INPUT CONDITIONS FOR I_{CCL}
NAND	All inputs at GND	All inputs at 4.5 V
AND	All inputs at 4.5 V	All inputs at GND
NOR	All inputs at GND	One input at 4.5 V, all others at GND
OR	One input at 4.5 V, all others at GND	All inputs at GND
AND-OR-INVERT	All inputs at GND	All inputs of one AND gate at 4.5 V, all others at GND
AND-OR	All inputs of one AND gate at 4.5 V, all others at GND	All inputs at GND

NOTE: I_{CC} is measured simultaneously for all functions in a package. The average-per-gate values are calculated from the appropriate one of the following equations:

$$I_{CC}, I_{CCH}, \text{ or } I_{CCL} \text{ (average per gate or flip-flop)} = \frac{\text{total } I_{CC}, I_{CCH}, \text{ or } I_{CCL}}{\text{(number of gates or flip-flops in package)}}$$

$$I_{CC} \text{ (average per gate, 50% duty cycle)} = \frac{I_{CCH} + I_{CCL}}{2 \text{ (number of gates in package)}}$$

FIGURE 7. I_{CC}

SERIES 54/74, 54LS/74LS, 54S/74S




FIGURE 8. V_{T+} , I_{T+} , V_{OL}
(FOR NAND SCHMITT TRIGGERS)




FIGURE 9. V_{T-} , I_{T-} , V_{OH}
(FOR NAND SCHMITT TRIGGERS)

1
General Information




FIGURE 10. I_X (FOR EXPANDABLE GATES)

NOTES: A. Switches are in position 1 for SN54' / SN74'
B. The $I_{\bar{X}}$ limit for SN54' and SN74' circuits may be verified by an alternate equivalent procedure. The $V_{\bar{X}X}$ source is replaced by a resistor (see table below) in parallel with a voltmeter between the X and \bar{X} pins. If the measured voltage, $V_{\bar{X}X}$, is less than 0.4, the specified limit for $I_{\bar{X}}$ is met.

RESISTANCE VALUE TABLE

SN5423	114 Ω
SN5450, SN5453	138 Ω
SN7423	105 Ω
SN7450, SN7453	130 Ω




FIGURE 11. $V_{BE(Q)}$ (FOR EXPANDABLE GATES)




FIGURE 12. V_{OH} (FOR EXPANDABLE GATES)

SERIES 54/74, 54LS/74LS, 54S/74S



General Information




FIGURE 13. V_{OH} (FOR EXPANDABLE GATES)




FIGURE 14. V_{OL} (FOR EXPANDABLE GATES)




FIGURE 15. ON-STATE CHARACTERISTICS FOR EXPANDERS




FIGURE 16. OFF-STATE CHARACTERISTICS FOR EXPANDERS




FIGURE 17. ON-STATE CHARACTERISTICS FOR EXPANDERS




FIGURE 18. OFF-STATE CHARACTERISTICS FOR EXPANDERS






FIGURE 19. $I_{O(off)}$ (THREE-STATE OUTPUTS)

- NOTES:
1. Input conditions are maintained which will ensure that the three-state output(s) is (are) disabled to the high-impedance state. See function table or logic for the particular device.
 2. When testing for current into the output with a high-level output voltage, input conditions are applied that would cause the output to be low if it were enabled.
 3. When testing for current out of the output with a low-level output voltage, input conditions are applied that would cause the output to be high if it were enabled.


SERIES 54/74 and 54S/74S



LOAD CIRCUIT FOR BI-STATE TOTEM-POLE OUTPUTS




LOAD CIRCUIT FOR OPEN-COLLECTOR OUTPUTS




LOAD CIRCUIT FOR THREE-STATE OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.
B. All diodes are 1N3064 or equivalent


1
General Information




VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS PULSE WIDTHS



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES




VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS


NOTES: C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
E. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1 \text{ MHz}$, $Z_{out} \approx 50 \Omega$ and:
For Series 54/74, $t_r \leq 7 \text{ ns}$, $t_f \leq 7 \text{ ns}$.
For Series 54S/74S, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
F. When measuring propagation delay times of 3-state outputs, switches S1 and S2 are closed.
G. The outputs are measured one at a time with one input transition per measurement.

PARAMETER MEASUREMENT INFORMATION


SERIES 54LS/74LS



LOAD CIRCUIT FOR BI-STATE TOTEM-POLE OUTPUTS




LOAD CIRCUIT FOR OPEN-COLLECTOR OUTPUTS




LOAD CIRCUIT FOR THREE-STATE OUTPUTS


NOTES: A. C_L includes probe and jig capacitance.
B. All diodes are 1N3064 or equivalent.




VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS PULSE WIDTHS



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{out} \approx 50 \Omega$ and for Series 54LS/74LS, $t_r \leq 1.5$ ns, $t_f \leq 2.6$ ns.
F. When measuring propagation delay times of 3-state outputs, switches S1 and S2 are closed.
G. The outputs are measured one at a time with one input transition per measurement.

SERIES 54/74†




FIGURE A1




FIGURE A2




FIGURE A3




FIGURE A4




FIGURE A5




FIGURE A6

†Data for temperatures below 0°C and above 70°C are applicable for Series 54 circuits only. Data as shown are applicable specifically for the NAND gates with totem-pole outputs.



General Information

TYPICAL CHARACTERISTICS

SERIES 54LS/74LS†

1 General Information




FIGURE D1




FIGURE D2




FIGURE D3




FIGURE D4




FIGURE D5




FIGURE D6




FIGURE D7




FIGURE D8

†Data for temperatures below 0°C and above 70°C are applicable for Series 54LS circuits only.

SERIES 54S/74S†




FIGURE E1




FIGURE E2




FIGURE E3




FIGURE E4




FIGURE E5




FIGURE E6

†Data for temperatures below 0°C and above 70°C are applicable for Series 54S circuits only.
Data as shown are applicable specifically for the NAND gates with totem-pole outputs.

TYPICAL CHARACTERISTICS

SERIES 54S/74S†




FIGURE E7




FIGURE E9




FIGURE E11




FIGURE E8




FIGURE E10




FIGURE E12

†Data for temperatures below 0°C and above 70°C are applicable for Series 54S circuits only.
Data as shown are applicable specifically for the NAND gates with totem-pole outputs.

TYPICAL CHARACTERISTICS FOR FLIP-FLOPS

SERIES 54S/74S†




FIGURE E13




FIGURE E14




FIGURE E15




FIGURE E16




FIGURE E17




FIGURE E18

†Data for temperatures below 0°C and above 70°C are applicable for Series 54S circuits only.

1

General Information

1 General Information